memory_manager.cpp 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. // Copyright 2018 yuzu emulator team
  2. // Licensed under GPLv2 or any later version
  3. // Refer to the license.txt file included.
  4. #include "common/alignment.h"
  5. #include "common/assert.h"
  6. #include "video_core/memory_manager.h"
  7. namespace Tegra {
  8. GPUVAddr MemoryManager::AllocateSpace(u64 size, u64 align) {
  9. boost::optional<GPUVAddr> gpu_addr = FindFreeBlock(size, align);
  10. ASSERT(gpu_addr);
  11. for (u64 offset = 0; offset < size; offset += PAGE_SIZE) {
  12. ASSERT(PageSlot(*gpu_addr + offset) == static_cast<u64>(PageStatus::Unmapped));
  13. PageSlot(*gpu_addr + offset) = static_cast<u64>(PageStatus::Allocated);
  14. }
  15. return *gpu_addr;
  16. }
  17. GPUVAddr MemoryManager::AllocateSpace(GPUVAddr gpu_addr, u64 size, u64 align) {
  18. for (u64 offset = 0; offset < size; offset += PAGE_SIZE) {
  19. ASSERT(PageSlot(gpu_addr + offset) == static_cast<u64>(PageStatus::Unmapped));
  20. PageSlot(gpu_addr + offset) = static_cast<u64>(PageStatus::Allocated);
  21. }
  22. return gpu_addr;
  23. }
  24. GPUVAddr MemoryManager::MapBufferEx(VAddr cpu_addr, u64 size) {
  25. boost::optional<GPUVAddr> gpu_addr = FindFreeBlock(size, PAGE_SIZE);
  26. ASSERT(gpu_addr);
  27. for (u64 offset = 0; offset < size; offset += PAGE_SIZE) {
  28. ASSERT(PageSlot(*gpu_addr + offset) == static_cast<u64>(PageStatus::Unmapped));
  29. PageSlot(*gpu_addr + offset) = cpu_addr + offset;
  30. }
  31. MappedRegion region{cpu_addr, *gpu_addr, size};
  32. mapped_regions.push_back(region);
  33. return *gpu_addr;
  34. }
  35. GPUVAddr MemoryManager::MapBufferEx(VAddr cpu_addr, GPUVAddr gpu_addr, u64 size) {
  36. ASSERT((gpu_addr & PAGE_MASK) == 0);
  37. for (u64 offset = 0; offset < size; offset += PAGE_SIZE) {
  38. ASSERT(PageSlot(gpu_addr + offset) == static_cast<u64>(PageStatus::Allocated));
  39. PageSlot(gpu_addr + offset) = cpu_addr + offset;
  40. }
  41. MappedRegion region{cpu_addr, gpu_addr, size};
  42. mapped_regions.push_back(region);
  43. return gpu_addr;
  44. }
  45. boost::optional<GPUVAddr> MemoryManager::FindFreeBlock(u64 size, u64 align) {
  46. GPUVAddr gpu_addr = 0;
  47. u64 free_space = 0;
  48. align = (align + PAGE_MASK) & ~PAGE_MASK;
  49. while (gpu_addr + free_space < MAX_ADDRESS) {
  50. if (!IsPageMapped(gpu_addr + free_space)) {
  51. free_space += PAGE_SIZE;
  52. if (free_space >= size) {
  53. return gpu_addr;
  54. }
  55. } else {
  56. gpu_addr += free_space + PAGE_SIZE;
  57. free_space = 0;
  58. gpu_addr = Common::AlignUp(gpu_addr, align);
  59. }
  60. }
  61. return {};
  62. }
  63. boost::optional<VAddr> MemoryManager::GpuToCpuAddress(GPUVAddr gpu_addr) {
  64. VAddr base_addr = PageSlot(gpu_addr);
  65. ASSERT(base_addr != static_cast<u64>(PageStatus::Unmapped));
  66. if (base_addr == static_cast<u64>(PageStatus::Allocated)) {
  67. return {};
  68. }
  69. return base_addr + (gpu_addr & PAGE_MASK);
  70. }
  71. std::vector<GPUVAddr> MemoryManager::CpuToGpuAddress(VAddr cpu_addr) const {
  72. std::vector<GPUVAddr> results;
  73. for (const auto& region : mapped_regions) {
  74. if (cpu_addr >= region.cpu_addr && cpu_addr < (region.cpu_addr + region.size)) {
  75. u64 offset = cpu_addr - region.cpu_addr;
  76. results.push_back(region.gpu_addr + offset);
  77. }
  78. }
  79. return results;
  80. }
  81. bool MemoryManager::IsPageMapped(GPUVAddr gpu_addr) {
  82. return PageSlot(gpu_addr) != static_cast<u64>(PageStatus::Unmapped);
  83. }
  84. VAddr& MemoryManager::PageSlot(GPUVAddr gpu_addr) {
  85. auto& block = page_table[(gpu_addr >> (PAGE_BITS + PAGE_TABLE_BITS)) & PAGE_TABLE_MASK];
  86. if (!block) {
  87. block = std::make_unique<PageBlock>();
  88. for (unsigned index = 0; index < PAGE_BLOCK_SIZE; index++) {
  89. (*block)[index] = static_cast<u64>(PageStatus::Unmapped);
  90. }
  91. }
  92. return (*block)[(gpu_addr >> PAGE_BITS) & PAGE_BLOCK_MASK];
  93. }
  94. } // namespace Tegra