Explorar o código

arm: dynarmic: Implement icache op handling for 'ic iallu' instruction

jam1garner %!s(int64=4) %!d(string=hai) anos
pai
achega
c8a67a725d
Modificáronse 1 ficheiros con 3 adicións e 0 borrados
  1. 3 0
      src/core/arm/dynarmic/arm_dynarmic_64.cpp

+ 3 - 0
src/core/arm/dynarmic/arm_dynarmic_64.cpp

@@ -98,6 +98,9 @@ public:
             return;
 
         case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoU:
+            parent.ClearInstructionCache();
+            return;
+
         case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoUInnerSharable:
         default:
             LOG_DEBUG(Core_ARM, "Unprocesseed instruction cache operation");