|
@@ -41,7 +41,7 @@ u32 ShaderIR::DecodeArithmeticInteger(NodeBlock& bb, u32 pc) {
|
|
|
|
|
|
|
|
const Node value = Operation(OperationCode::IAdd, PRECISE, op_a, op_b);
|
|
const Node value = Operation(OperationCode::IAdd, PRECISE, op_a, op_b);
|
|
|
|
|
|
|
|
- SetInternalFlagsFromInteger(bb, value, instr.op_32.generates_cc);
|
|
|
|
|
|
|
+ SetInternalFlagsFromInteger(bb, value, instr.generates_cc);
|
|
|
SetRegister(bb, instr.gpr0, value);
|
|
SetRegister(bb, instr.gpr0, value);
|
|
|
break;
|
|
break;
|
|
|
}
|
|
}
|
|
@@ -284,4 +284,4 @@ void ShaderIR::WriteLop3Instruction(NodeBlock& bb, Register dest, Node op_a, Nod
|
|
|
SetRegister(bb, dest, value);
|
|
SetRegister(bb, dest, value);
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-} // namespace VideoCommon::Shader
|
|
|
|
|
|
|
+} // namespace VideoCommon::Shader
|